I am interfacing the ESP32 as an SPI master to external logic at 80 MHz. I need to know, on the ESP32's SPI master operating at 80 MHz, how much time passes between /CS going low and the first SCK rising edge? Is this parameter configurable?
Thanks for any help you can provide.
Zane
ESP32 SPI /CS setup time before first SCK pulse?
-
- Posts: 7
- Joined: Sat Jan 28, 2017 11:32 pm
-
- Posts: 7
- Joined: Sat Jan 28, 2017 11:32 pm
Who is online
Users browsing this forum: No registered users and 140 guests