I have a question related to Quad SPI of ESP-WROVER-32, which I couldn't be sure of the answer after quick search in forum, datasheet and TRM.
- Does ESP32 allow concurrent use of separate QSPI masters (with separate data bus) among SPI1/SPI2/SPI3?
More info:
From what I know in the TRM (1.) all SPI1/SPI2/SP3 individually support QSPI master, and (2.) there is an example of parallel QSPI of ESP32 with 1 flash and 1 SRAM sharing the same data buses with different CSx pins.
I suppose (2.) is the case in ESP32-WROVER-32, and I want to externally driver another QSPI slave without disturbing the QSPI master channel within module.
QSPI masters of ESP-WROVER-32
-
- Posts: 1
- Joined: Thu Mar 19, 2020 11:20 am
Return to “General Discussion”
Jump to
- English Forum
- Explore
- News
- General Discussion
- FAQ
- Documentation
- Documentation
- Sample Code
- Discussion Forum
- Hardware
- ESP-IDF
- ESP-BOX
- ESP-ADF
- ESP-MDF
- ESP-WHO
- ESP-SkaiNet
- ESP32 Arduino
- IDEs for ESP-IDF
- ESP-AT
- ESP IoT Solution
- ESP RainMaker
- Rust
- ESP8266
- Report Bugs
- Showcase
- Chinese Forum 中文社区
- 活动区
- 乐鑫活动专区
- 讨论区
- 全国大学生物联网设计竞赛乐鑫答疑专区
- ESP-IDF 中文讨论版
- 《ESP32-C3 物联网工程开发实战》书籍讨论版
- 中文文档讨论版
- ESP-AT 中文讨论版
- ESP-BOX 中文讨论版
- ESP IoT Solution 中文讨论版
- ESP-ADF 中文讨论版
- ESP Mesh 中文讨论版
- ESP Cloud 中文讨论版
- ESP-WHO 中文讨论版
- ESP-SkaiNet 中文讨论版
- ESP 生产支持讨论版
- 硬件问题讨论
- 项目展示
Who is online
Users browsing this forum: Google [Bot] and 63 guests
- All times are UTC
- Top
- Delete cookies
About Us
Espressif Systems is a fabless semiconductor company providing cutting-edge low power WiFi SoCs and wireless solutions for wireless communications and Internet of Things applications. ESP8266EX and ESP32 are some of our products.