Hi All,
I could not find proper information in technical ref manual on how can I configure the data bus with in I2S ADC/DAC mode.
I have seen that in Figure 68, the DAC is shown with an 8bit wide bus, but not sure which registers should be set to achieve this.
Also I wish to know it is possible to use 8bit wide data in ADC mode as well, and is it necessary to pass the data to the ADC or can I use the data for anything else?
I'm asking, because I want to implement a HyperRAM using the I2S ADC/DAC modes.
Thanks & regrads,
Bence
I2S in parallel mode
- Vader_Mester
- Posts: 300
- Joined: Tue Dec 05, 2017 8:28 pm
- Location: Hungary
- Contact:
I2S in parallel mode
Code: Select all
task_t coffeeTask()
{
while(atWork){
if(!xStreamBufferIsEmpty(mug)){
coffeeDrink(mug);
} else {
xTaskCreate(sBrew, "brew", 9000, &mug, 1, NULL);
xSemaphoreTake(sCoffeeRdy, portMAX_DELAY);
}
}
vTaskDelete(NULL);
}
Who is online
Users browsing this forum: Dennie and 106 guests