When using I2C, sometimes downstream devices are in the middle of a transaction when the ESP resets. This causes them to hold the SDA line low, while the SCL line is high, which apparently confuses the ESP I2C stack?
Is there a proper way to "flush" I2C transactions by toggling the clock line several times to get the bus back in a functional state?
I2C Clock Flush
-
- Posts: 9723
- Joined: Thu Nov 26, 2015 4:08 am
Re: I2C Clock Flush
I think that's because keeping SDA low means that another master possibly is attempting a transaction, and the I2C peripheral in the ESP32 should hold off. I don't think there's a way to fix this using the I2C peripheral, but you can simply configure the pins as (open-drain) GPIOs and give them a few clocks manually before you start.
Re: I2C Clock Flush
This is not an uncommon error state in a single-master system. If the host is reset at a bad time, i.e. when a slave was sending a 0 bit on the SDA.
In case anyone wanted to lift some quick code "29" at the end is I2C0's SCL.
Code: Select all
int gpio_no = 41;
// Shake any device off the bus.
int i;
for( i = 0; i < 16; i++ )
{
gpio_matrix_out( gpio_no, 256, 1, 0 );
GPIO.out1_w1tc.val = (1<<(gpio_no-32));
esp_rom_delay_us(3);
gpio_matrix_out( gpio_no, 256, 1, 0 );
GPIO.out1_w1ts.val = (1<<(gpio_no-32));
esp_rom_delay_us(3);
}
gpio_matrix_out( gpio_no, 29, 0, 0 );
-
- Posts: 1700
- Joined: Mon Oct 17, 2022 7:38 pm
- Location: Europe, Germany
Re: I2C Clock Flush
In fact, the I2C driver has that already (internally) implemented:
https://github.com/espressif/esp-idf/bl ... 44C1-L44C1
In some SoC's, the I2C peripheral can even do it in hardware (-> i2c_ll_master_clr_bus(...)).
https://github.com/espressif/esp-idf/bl ... 44C1-L44C1
In some SoC's, the I2C peripheral can even do it in hardware (-> i2c_ll_master_clr_bus(...)).
Who is online
Users browsing this forum: Bing [Bot] and 261 guests