Document for builtin USB-JTAG debugging

Vineethad
Posts: 55
Joined: Wed Jul 19, 2023 7:45 am

Document for builtin USB-JTAG debugging

Postby Vineethad » Fri Aug 04, 2023 9:21 am

We are using ESP32 modules and the tool is ESP-IDF VScode. So we are decided to debug through a builtin USB-JTAG debugger, for that please provide a document .


Thanks in advance

Yuvaraj1867
Posts: 63
Joined: Wed Mar 06, 2019 4:39 am
Contact:

Re: Document for builtin USB-JTAG debugging

Postby Yuvaraj1867 » Fri Aug 04, 2023 11:29 am

Which ESP32 Module you have?

Vineethad
Posts: 55
Joined: Wed Jul 19, 2023 7:45 am

Re: Document for builtin USB-JTAG debugging

Postby Vineethad » Fri Aug 04, 2023 12:40 pm

I have ESP32-C6, ESP32-C3 and ESP32-S3 modules.


Vineethad
Posts: 55
Joined: Wed Jul 19, 2023 7:45 am

Re: Document for builtin USB-JTAG debugging

Postby Vineethad » Mon Aug 07, 2023 12:25 pm

Thank you for the response.

The hardware design is completed for the ESP32-C6 module. Being new to this ESP-IDF VSCode tool, I am little bit confused about debugging and I have some queries which are mentioned below :

1. Where can I start debugging ?
2. what are the setting have to be change in software ?
3. What are the steps involved in Built-in JTAG debugging ?

Please help me...

Thanks

Yuvaraj1867
Posts: 63
Joined: Wed Mar 06, 2019 4:39 am
Contact:

Re: Document for builtin USB-JTAG debugging

Postby Yuvaraj1867 » Wed Aug 09, 2023 8:13 am

Hi,

After installing VS code 1st step add ESP-IDF as extension by referring this document - https://github.com/espressif/vscode-esp ... install.md

Detailed debugging procedure found here - https://github.com/espressif/vscode-esp ... bugging.md

Yuvaraj1867
Posts: 63
Joined: Wed Mar 06, 2019 4:39 am
Contact:

Re: Document for builtin USB-JTAG debugging

Postby Yuvaraj1867 » Wed Aug 09, 2023 8:24 am

ESP32-C6 has a built-in JTAG circuitry and can be debugged without any additional chip.
By default, ESP32-C6 JTAG interface is connected to the built-in USB_SERIAL_JTAG peripheral.
Only an USB cable connected to the D+/D- pins is necessary.

ESP32-C6 Pin USB Signal
GPIO12 D-
GPIO13 D+
5V V_BUS
GND Ground

Vineethad
Posts: 55
Joined: Wed Jul 19, 2023 7:45 am

Re: Document for builtin USB-JTAG debugging

Postby Vineethad » Wed Aug 09, 2023 9:49 am

So we no need to change the any settings like efuse0, efuse1, efuse2 in JTAG source control configuration.

Yuvaraj1867
Posts: 63
Joined: Wed Mar 06, 2019 4:39 am
Contact:

Re: Document for builtin USB-JTAG debugging

Postby Yuvaraj1867 » Wed Aug 09, 2023 11:44 am

Yes. ESP32C6 built-in JTAG circuitry with VSCode debugging works fine.

Vineethad
Posts: 55
Joined: Wed Jul 19, 2023 7:45 am

Re: Document for builtin USB-JTAG debugging

Postby Vineethad » Sat Aug 12, 2023 6:05 am

I am little bit confused about In JTAG source control table EFUSE bits are given like this EFUSE_DIS_PAD_JTAG = 0, EFUSE_DIS_USB_JTAG = 0 and EFUSE_JTAG_SEL_ENABLE= 1. But in Sdkconfig.h file EFUSE bits are set to EFUSE_DIS_PAD_JTAG = 1 and EFUSE_DIS_USB_JTAG = 1 .

Is this configuration works for inbuilt USB_SERIAL_JTAG ? If not how to change this bits in sdkconfig.h file.
Attachments
Screenshot 2023-08-12 113340.png
Screenshot 2023-08-12 113340.png (109.34 KiB) Viewed 4768 times
Screenshot 2023-08-12 105822.png
Screenshot 2023-08-12 105822.png (18.59 KiB) Viewed 4768 times

Who is online

Users browsing this forum: Bing [Bot], MicroController and 162 guests