ESP C3 校准参数问题

Post Reply
jcl709905683
Posts: 7
Joined: Sat Jul 10, 2021 10:31 am

ESP C3 校准参数问题

Postby jcl709905683 » Mon Nov 08, 2021 2:00 am

目前使用购自淘宝官方店的esp32c3FN4芯片制作板子烧录后显示 phy_init: failed to load RF calibration data (0x1102), falling back to full calibration并不断重启 ，相同的代码烧入之前使用ESP32­C3­WROOM­02的板子一切正常。请问应该如何解决？
Top
ESP_LJH
Posts: 387
Joined: Tue May 18, 2021 9:21 am

Re: ESP C3 校准参数问题

Postby ESP_LJH » Mon Nov 08, 2021 11:04 am

请确认下供电电流满不满足 500 mA。
Top
jcl709905683
Posts: 7
Joined: Sat Jul 10, 2021 10:31 am

Re: ESP C3 校准参数问题

Postby jcl709905683 » Wed Nov 10, 2021 2:30 am

ESP_LJH wrote: ↑
Mon Nov 08, 2021 11:04 am
 请确认下供电电流满不满足 500 mA。
LDO为AMS1117颗提供500ma输出，且使用相同LDO供电的ESP32­C3­WROOM­02模块工作正常
Top
ESP_ICY
Posts: 404
Joined: Mon Aug 23, 2021 11:10 am

Re: ESP C3 校准参数问题

Postby ESP_ICY » Wed Nov 10, 2021 7:17 am

你这边使用的是什么idf的版本，尝试擦除下flash后再烧录看看
Top
jcl709905683
Posts: 7
Joined: Sat Jul 10, 2021 10:31 am

Re: ESP C3 校准参数问题

Postby jcl709905683 » Wed Nov 10, 2021 10:31 am

ESP_ICY wrote: ↑
Wed Nov 10, 2021 7:17 am
 你这边使用的是什么idf的版本，尝试擦除下flash后再烧录看看
idf v4.3 擦除flash后重新烧录现象一致 开发环境为WIN10 VS Code+Espressif IDF插件
完整LOG如下
ESP-ROM:esp32c3-api1-20210207
Build:Feb 7 2021
rst:0x13 (GLITCH_RTC_RST),boot:0xd (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fcd6100,len:0x1418
load:0x403ce000,len:0x8ac
load:0x403d0000,len:0x2888
entry 0x403ce000
I (31) boot: ESP-IDF v4.3.1-dirty 2nd stage bootloader
I (31) boot: compile time 10:38:33
I (31) boot: chip revision: 3
I (33) boot.esp32c3: SPI Speed : 80MHz
I (38) boot.esp32c3: SPI Mode : DIO
I (43) boot.esp32c3: SPI Flash Size : 4MB
I (47) boot: Enabling RNG early entropy source...
I (53) boot: Partition Table:
I (56) boot: ## Label Usage Type ST Offset Length
I (64) boot: 0 nvs WiFi data 01 02 00009000 00004000
I (71) boot: 1 otadata OTA data 01 00 0000d000 00002000
I (78) boot: 2 phy_init RF data 01 01 0000f000 00001000
I (86) boot: 3 store WiFi data 01 02 00010000 00010000
I (93) boot: 4 ota_0 OTA app 00 10 00020000 001ea000
I (101) boot: 5 ota_1 OTA app 00 11 00210000 001ea000
I (108) boot: End of partition table
I (113) esp_image: segment 0: paddr=00020020 vaddr=3c0a0020 size=350d8h (217304) map
I (155) esp_image: segment 1: paddr=00055100 vaddr=3fc8cc00 size=095ach ( 38316) load
I (162) esp_image: segment 2: paddr=0005e6b4 vaddr=40380000 size=01964h ( 6500) load
I (164) esp_image: segment 3: paddr=00060020 vaddr=42000020 size=9e420h (648224) map
I (271) esp_image: segment 4: paddr=000fe448 vaddr=40381964 size=0b230h ( 45616) load
I (279) esp_image: segment 5: paddr=00109680 vaddr=50000000 size=00010h ( 16) load
I (285) boot: Loaded app from partition at offset 0x20000
I (285) boot: Disabling RNG early entropy source...
I (300) cpu_start: Pro cpu up.
I (312) cpu_start: Pro cpu start user code
I (312) cpu_start: cpu freq: 160000000
I (312) cpu_start: Application information:
I (315) cpu_start: Project name: esp32c3_b80
I (320) cpu_start: App version: 1
I (324) cpu_start: Compile time: Nov 10 2021 18:25:43
I (330) cpu_start: ELF file SHA256: 9e3235f286f4b3fd...
I (336) cpu_start: ESP-IDF: v4.3.1-dirty
I (342) heap_init: Initializing. RAM available for dynamic allocation:
I (349) heap_init: At 3FCA1E80 len 0001E180 (120 KiB): DRAM
I (355) heap_init: At 3FCC0000 len 0001F060 (124 KiB): STACK/DRAM
I (362) heap_init: At 50000010 len 00001FF0 (7 KiB): RTCRAM
I (369) spi_flash: detected chip: generic
I (373) spi_flash: flash io: dio
I (377) sleep: Configure to isolate all GPIO pins in sleep state
I (384) sleep: Enable automatic switching of GPIO sleep configuration
I (391) cpu_start: Starting scheduler.
I (395) BLE: BLE_Init
W (395) BTDM_INIT: esp_bt_controller_mem_release not implemented, return OK
I (405) BTDM_INIT: BT controller compile version [9c99115]
I (405) coexist: coexist rom version 9387209
I (415) phy_init: phy_version 500,985899c,Apr 19 2021,16:05:08
W (415) phy_init: failed to load RF calibration data (0x1102), falling back to full calibration
Top
ESP_ICY
Posts: 404
Joined: Mon Aug 23, 2021 11:10 am

Re: ESP C3 校准参数问题

Postby ESP_ICY » Wed Nov 10, 2021 1:16 pm

尝试在menuconfig → Component config → PHY中关闭Store phy calibration data in NVS 项看看有没有改变
Top
jcl709905683
Posts: 7
Joined: Sat Jul 10, 2021 10:31 am

Re: ESP C3 校准参数问题

Postby jcl709905683 » Thu Nov 11, 2021 3:35 am

LOG有改变 不过仍然不断重启
ESP-ROM:esp32c3-api1-20210207
Build:Feb 7 2021
rst:0x13 (GLITCH_RTC_RST),boot:0xd (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fcd6100,len:0x1418
load:0x403ce000,len:0x8ac
load:0x403d0000,len:0x2888
entry 0x403ce000
I (31) boot: ESP-IDF v4.3.1-dirty 2nd stage bootloader
I (31) boot: compile time 10:38:33
I (31) boot: chip revision: 3
I (33) boot.esp32c3: SPI Speed : 80MHz
I (38) boot.esp32c3: SPI Mode : DIO
I (43) boot.esp32c3: SPI Flash Size : 4MB
I (47) boot: Enabling RNG early entropy source...
I (53) boot: Partition Table:
I (56) boot: ## Label Usage Type ST Offset Length
I (64) boot: 0 nvs WiFi data 01 02 00009000 00004000
I (71) boot: 1 otadata OTA data 01 00 0000d000 00002000
I (78) boot: 2 phy_init RF data 01 01 0000f000 00001000
I (86) boot: 3 store WiFi data 01 02 00010000 00010000
I (93) boot: 4 ota_0 OTA app 00 10 00020000 001ea000
I (101) boot: 5 ota_1 OTA app 00 11 00210000 001ea000
I (108) boot: End of partition table
I (113) esp_image: segment 0: paddr=00020020 vaddr=3c0a0020 size=34eb0h (216752) map
I (155) esp_image: segment 1: paddr=00054ed8 vaddr=3fc8cc00 size=095ach ( 38316) load
I (162) esp_image: segment 2: paddr=0005e48c vaddr=40380000 size=01b8ch ( 7052) load
I (164) esp_image: segment 3: paddr=00060020 vaddr=42000020 size=9e014h (647188) map
I (270) esp_image: segment 4: paddr=000fe03c vaddr=40381b8c size=0b008h ( 45064) load
I (279) esp_image: segment 5: paddr=0010904c vaddr=50000000 size=00010h ( 16) load
I (285) boot: Loaded app from partition at offset 0x20000
I (285) boot: Disabling RNG early entropy source...
I (299) cpu_start: Pro cpu up.
I (312) cpu_start: Pro cpu start user code
I (312) cpu_start: cpu freq: 160000000
I (312) cpu_start: Application information:
I (314) cpu_start: Project name: esp32c3_b80
I (320) cpu_start: App version: 1
I (324) cpu_start: Compile time: Nov 11 2021 11:29:05
I (330) cpu_start: ELF file SHA256: ea08d2d73f9fa7dc...
I (336) cpu_start: ESP-IDF: v4.3.1-dirty
I (342) heap_init: Initializing. RAM available for dynamic allocation:
I (349) heap_init: At 3FCA1E80 len 0001E180 (120 KiB): DRAM
I (355) heap_init: At 3FCC0000 len 0001F060 (124 KiB): STACK/DRAM
I (362) heap_init: At 50000010 len 00001FF0 (7 KiB): RTCRAM
I (368) spi_flash: detected chip: generic
I (373) spi_flash: flash io: dio
I (377) sleep: Configure to isolate all GPIO pins in sleep state
I (383) sleep: Enable automatic switching of GPIO sleep configuration
I (391) cpu_start: Starting scheduler.
I (395) BLE: BLE_Init
W (395) BTDM_INIT: esp_bt_controller_mem_release not implemented, return OK
I (405) BTDM_INIT: BT controller compile version [9c99115]
I (405) coexist: coexist rom version 9387209
I (415) phy_init: phy_version 500,985899c,Apr 19 2021,16:05:08
Top
Post Reply

Return to “ESP-IDF 中文讨论版”

Who is online

Users browsing this forum: No registered users and 49 guests