I'm currently puzzled about the fact that the I2S periferial has so many clock deviders, but I can't get my head around it.
(Tried browsing the forum with even less clearance).
So can anyone please sum up for me the maximum possible clocks for BCK and maximum sample rates?
(i'm open to actual register settings here).
Thanks in Advance!
Maximum technical IS2 clock frequency
- Vader_Mester
- Posts: 300
- Joined: Tue Dec 05, 2017 8:28 pm
- Location: Hungary
- Contact:
Maximum technical IS2 clock frequency
Code: Select all
task_t coffeeTask()
{
while(atWork){
if(!xStreamBufferIsEmpty(mug)){
coffeeDrink(mug);
} else {
xTaskCreate(sBrew, "brew", 9000, &mug, 1, NULL);
xSemaphoreTake(sCoffeeRdy, portMAX_DELAY);
}
}
vTaskDelete(NULL);
}
Re: Maximum technical IS2 clock frequency
I think max bck is PLL/8 so 40mhz
- Vader_Mester
- Posts: 300
- Joined: Tue Dec 05, 2017 8:28 pm
- Location: Hungary
- Contact:
Re: Maximum technical IS2 clock frequency
I thought it could be more than that ... anyway I hope it will be fast enough for me.
Anyways thanks for the input.
Anyways thanks for the input.
Code: Select all
task_t coffeeTask()
{
while(atWork){
if(!xStreamBufferIsEmpty(mug)){
coffeeDrink(mug);
} else {
xTaskCreate(sBrew, "brew", 9000, &mug, 1, NULL);
xSemaphoreTake(sCoffeeRdy, portMAX_DELAY);
}
}
vTaskDelete(NULL);
}
Who is online
Users browsing this forum: axellin and 108 guests