ESP32 Forum

Code: Select all

#include <stdatomic.h>
#include "driver/gptimer.h"
#include "hal/gpio_ll.h"

static gptimer_handle_t trigger_timer_handle;
static _Atomic uint32_t trigger_in_progress;

static bool IRAM_ATTR trigger_timer_callback(gptimer_handle_t timer, const gptimer_alarm_event_data_t* edata, void* user_data)
{
	// stop timer immediately
	gptimer_stop(timer);

	bool timer_restart = false;
	gptimer_alarm_config_t alarm_config;

	// THE TRIGGER CHECK SEQUENCE CORRESPONDS TO TRIGGER PRIORITY
	if (trigger_in_progress == 0)
	{
		gpio_ll_set_level(&GPIO, GPIO_FLAG1, 0);
		gpio_ll_set_level(&GPIO, GPIO_FLAG2, 0);
		gpio_ll_set_level(&GPIO, GPIO_FLAG3, 0);
	}
	else if (BIT_IS_SET(trigger_in_progress, FLAG1))
	{
		gpio_ll_set_level(&GPIO, GPIO_FLAG1, 1);
		BIT_CLEAR(trigger_in_progress, FLAG1);

		// set timer action depending on remaining triggers
		if (BIT_IS_SET(trigger_in_progress, FLAG2))
		{
			alarm_config.alarm_count = SOME_INTERVAL_1_US;
		}
		else if (BIT_IS_SET(trigger_in_progress, FLAG3))
		{
			alarm_config.alarm_count = SOME_INTERVAL_2_US;
		}
		else
		{ // no other on-triggers to set, configure timer for triggers off
			alarm_config.alarm_count = SOME_INTERVAL_3_US;
		}
		timer_restart = true;
	}
	else if (BIT_IS_SET(trigger_in_progress, FLAG3 | FLAG2))
	{
		if (BIT_IS_SET(trigger_in_progress, FLAG2))
		{
			gpio_ll_set_level(&GPIO, GPIO_FLAG2, 1);
			BIT_CLEAR(trigger_in_progress, FLAG2);
		}
		
		if (BIT_IS_SET(trigger_in_progress, FLAG3))
		{
			gpio_ll_set_level(&GPIO, GPIO_FLAG3, 1);
			BIT_CLEAR(trigger_in_progress, FLAG3);
		}

		// configure timer for triggers off
		BIT_SET(trigger_in_progress, IU_TRIG_LOAD_OFF);
		alarm_config.alarm_count = SOME_INTERVAL_4_US;
		timer_restart = true;
	}
	else
	{
		trigger_in_progress = 0;
		alarm_config.alarm_count = SOME_INTERVAL_5_US;
		timer_restart = true;
	}

	if (timer_restart)
	{
		alarm_config.flags.auto_reload_on_alarm = 0;
		ESP_ERROR_CHECK(gptimer_set_alarm_action(trigger_timer_handle, &alarm_config));
		ESP_ERROR_CHECK(gptimer_set_raw_count(trigger_timer_handle, 0));
		ESP_ERROR_CHECK(gptimer_start(trigger_timer_handle));
	}
	return pdFALSE; // return whether we need to yield at the end of ISR
}

void trigger_timer_init(void)
{
	gptimer_config_t gptimer_config = {
		.clk_src           = GPTIMER_CLK_SRC_DEFAULT,
		.direction         = GPTIMER_COUNT_UP,
		.resolution_hz     = 1000 * 1000,
		.flags.intr_shared = 0,
	};

	gptimer_new_timer(&gptimer_config, &trigger_timer_handle);	

	gptimer_event_callbacks_t callbacks = {
		.on_alarm = trigger_timer_callback,
	};

	gptimer_register_event_callbacks(trigger_timer_handle, &callbacks, NULL);
	gptimer_enable(trigger_timer_handle); // enable but not start yet
	return;
}

bool Trigger_by_timer(uint32_t trig_flags)
{
	bool error = false;
	
	if (trigger_in_progress == 0)
	{
		trigger_in_progress = trig_flags;

		// fire the timer, triggers will be set in ISR
		gptimer_alarm_config_t alarm_config = {
			.alarm_count                = 10, // tick = 1 us
			.flags.auto_reload_on_alarm = 0,
		};

		error |= gptimer_set_alarm_action(iu_timer_handle, &alarm_config);
		error |= gptimer_set_raw_count(iu_timer_handle, 0);
		error |= gptimer_start(iu_timer_handle);
	}
	else
	{
		error = true;
	}
	return error;
}

Code: Select all

Thread #11 [meas_iu_task] 1070259856 (Name: meas_iu_task, State: Running @CPU1) (Suspended : Signal : SIGTRAP:Trace/breakpoint trap)	
	_init() at 0x40374400	
	_xt_panic() at panic_handler_asm.S:59 0x4037ae2e	
	0x40040024	
	gptimer_default_isr() at gptimer.c:543 0x4037b205	
	gptimer_default_isr() at gptimer.c:543 0x4037b205	
	_xt_lowint1() at xtensa_vectors.S:1 240 0x403779b4	
	0x400559e0	
	vPortClearInterruptMaskFromISR() at portmacro.h:564 0x4037ea26	
	vPortExitCritical() at port.c:504 0x4037ea26	
	vPortExitCriticalSafe() at portmacro.h:600 0x42035774	
	gptimer_start() at gptimer.c:353 0x42035774	
	Trigger_by_timer() at trigger.c:314 0x4201202d	
	<...more frames...>