I am trying to understand the Strapping pins setup.
I have added P2 and P3, which are pin headers that force the IO0 and IO2 to GND.
IO0 is also connected to I2S_SCK
IO2 is also connected to UART1 TX
So am I correct in understanding that on power-up,IO0 and IO2 are pulled down to GND it will force the module to go into download mode. In Download mode, TX and RX UART 0 will be used. Once the programming is completed, I can remove the connection to GND for IO0 and IO2 and it will boot my application as normal?
Is this a correct understanding?
- PCBStrap.png (66.38 KiB) Viewed 1269 times