I just ran into the very same issue. As expected this is NOT related to which pin sources the RMII interface clock, because this is not an issue at the RMII interface level in the first place, but one of the main clock source used for the PHY. I.e. RMII phase alignment issues can only cause packet l...