From the looks of the truth table it is not clear how the system affects the signals of "EN", "IO0" or "IO2". The transistors emitters are connected to opposing Bases but the output (collectors) connect to CHIP_PU and GPIO0. I am assuming GPIO0 maps to IO0 but where do EN and IO2 come into play? I c...