

Fig1

Electrical Specifications

Parameter	Conditions	Value
Average current ^{1,0}	Update interval 2 s	19 mA
Max. current	During measurement	75 mA
DC supply voltage (Vdd _{min} - Vdd _{max})	Min. and max. criteria to operate SCD30	3.3 V – 5.5 V
Interface	-	UART (Modbus Point to Point) and I ² C
Input high level voltage (V _{IH})	Min. and max. criteria to operate SCD30	1.75 V – 5.5 V
Input low level voltage (V _{IL})	Min. and max. criteria to operate SCD30	- 0.3 V – 0.9 V
Output low level voltage (V _{OL})	I _O = +8 mA, Max. criteria	0.4 V
Output high level voltage (V _{OH})	I _O = -6 mA, Min. criteria	2.4 V

Table 4 SCD30 electrical specifications

Fig2

5.3 DC Characteristics (3.3 V, 25 °C)

Table 6: DC Characteristics (3.3 V, 25 °C)

Symbol	Parameter	Min	Typ	Max	Unit
C _{IN}	Pin capacitance	-	2	-	pF
V _{IH}	High-level input voltage	0.75×VDD ¹	-	VDD ¹ +0.3	V
V _{IL}	Low-level input voltage	-0.3	-	0.25×VDD ¹	V
I _{IIH}	High-level input current	-	-	50	nA
I _{IL}	Low-level input current	-	-	50	nA
V _{OH}	High-level output voltage	0.8×VDD ¹	-	-	V
V _{OL}	Low-level output voltage	-	-	0.1×VDD ¹	V
I _{OT}	High-level source current (VDD ¹ = 3.3 V, V _{OH} >= 2.64 V, output drive strength set to the maximum)	VDD3P3_CPU power domain ^{1, 2}	-	40	-
		VDD3P3_RTC power domain ^{1, 2}	-	40	-
		VDD_SDIO power domain ^{1, 3}	-	20	-
					mA

5. Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
I _{OL}	Low-level sink current (VDD ¹ = 3.3 V, V _{OL} = 0.495 V, output drive strength set to the maximum)	-	28	-	mA
R _{P_U}	Resistance of internal pull-up resistor	-	45	-	kΩ
R _{P_D}	Resistance of internal pull-down resistor	-	45	-	kΩ
V _{IL,nRST}	Low-level input voltage of CHIP_PU to power off the chip	-	-	0.6	V


Fig3

1.1 I²C Protocol

Maximal I²C speed is 100 kHz and the master has to support clock stretching. Clock stretching period in write- and read-frames is 12 ms, however, due to internal calibration processes a maximal clock stretching of 150 ms may occur once per day. For detailed information to the I²C protocol, refer to NXP I²C-bus specification¹. SCD30 does not support repeated start condition. Clock stretching is necessary to start the microcontroller and might occur before every ACK. I²C master clock stretching needs to be implemented according to the NXP specification. The boot-up time is < 2 s.

Fig4

Register 11.4: I²C_TO_REG (0x000c)



I²C_TIME_OUT_REG This register is used to configure the timeout for receiving a data bit in APB clock cycles. (R/W)